View ICS843001BKIT_1252966.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PRELIMINARY
Integrated Circuit Systems, Inc.
ICS843001BI
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
FEATURES
* One differential 3.3V LVPECL output * Crystal oscillator interface designed for 23.4375MHz or 26.5625MHz, 18pF parallel resonant crystal * Selectable 106.25MHz, 187.5MHz or 212.5MHz output frequency * VCO range: 560MHz - 680MHz * RMS phase jitter @ 106.255MHz, using a 26.5625MHz crystal (637kHz - 10MHz): 0.60ps (typical) * 3.3V operating supply * -40C to 85C ambient operating temperature * Available in both standard and lead-free RoHS-compliant packages
GENERAL DESCRIPTION
The ICS843001BI is a Fibre Channel Clock Generator and a member of the HiPerClocksTM HiPerClockSTM family of high performance devices from ICS. The ICS843001BI uses either a 26.5625MHz or a 23.4375MHz crystal to synthesize 106.25MHz, 187.5MHz or 212.5MHz, using the FREQ_SEL pin. The ICS843001BI has excellent <1ps phase jitter performance, over the 637kHz - 10MHz integration range. The ICS843001BI is packaged in a small 8-pin TSSOP and 16 VFQFN, making it ideal for use in systems with limited board space.
IC S
VCCA
nc
nc
FUNCTION TABLE
Inputs Crystal Frequency 26.5625MHz 26.5625MHz 23.4375MHz FREQ_SEL 0 1 1 Output Frequencies 106.25MHz (Default) 212.5MHz 187.5MHz
PIN ASSIGNMENT
VEE 1 nc 2 XTAL_OUT 3 XTAL_IN 4 5
VEE
16 15 14 13 12 11 10 9 6
nc
NC
VCC Q nQ VEE
7
VCC
8
FREQ_SEL
BLOCK DIAGRAM
FREQ_SEL
(Pulldown)
ICS843001BI
1
Q nQ
/6
XTAL_IN
OSC
XTAL_OUT
Phase Detector
VCO
637.5MHz w/ 26.5625MHz Ref.
/3
16-Lead VFQFN 3mm x 3mm x 0.95 package body K Package Top View
VCCA VEE XTAL_OUT XTAL_IN 1 2 3 4 8 7 6 5 VCC Q nQ FREQ_SEL
0
M = /24 (fixed)
ICS843001BI
8-Lead TSSOP 4.40mm x 3.0mm x 0.925mm package body G Package Top View
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice. 843001BKI www.icst.com/products/hiperclocks.html REV. A OCTOBER 6, 2005
1
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS843001BI
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
Description Power supply pin. Analog supply pin.
TABLE 1. PIN DESCRIPTIONS
Name VCC VCCA VEE XTAL_OUT, XTAL_IN FREQ_SEL nQ, Q nc Power Power Power Input Input Output Unused Type
Negative supply pin. Cr ystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output. Pulldown Frequency select pin. LVCMOS/LVTTL interface levels. Differential clock outputs. LVPECL interface levels. No connect.
NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.
TABLE 2. PIN CHARACTERISTICS
Symbol CIN RPULLDOWN Parameter Input Capacitance Input Pulldown Resistor Test Conditions Minimum Typical 4 51 Maximum Units pF k
843001BKI
www.icst.com/products/hiperclocks.html
2
REV. A OCTOBER 6, 2005
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS843001BI
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
4.6V -0.5V to VCC + 0.5V 50mA 100mA 101.7C/W (0 mps) 51.5C/W (0 lfpm) -65C to 150C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.
ABSOLUTE MAXIMUM RATINGS
Supply Voltage, VCC Inputs, VI Outputs, IO Continuous Current Surge Current Package Thermal Impedance, JA 8 Lead TSSOP 16 Lead VFQFN Storage Temperature, TSTG
TABLE 3A. POWER SUPPLY DC CHARACTERISTICS, VCC = 3.3V5%, TA = -40C TO 85C
Symbol VCC VCCA ICCA IEE Parameter Power Supply Voltage Analog Supply Voltage Analog Supply Current Power Supply Current included in IEE Test Conditions Minimum 3.135 3.135 Typical 3.3 3.3 8 60 Maximum 3.465 3.465 Units V V mA mA
TABLE 3B. LVCMOS/LVTTL DC CHARACTERISTICS, VCC = 3.3V5%, TA = -40C TO 85C
Symbol VIH VIL IIH IIL Parameter Input High Voltage Input Low Voltage Input High Current Input Low Current FREQ_SEL FREQ_SEL VCC = VIN = 3.465V VCC = 3.465V, VIN = 0V -5 Test Conditions Minimum 2 -0.3 Typical Maximum VCC + 0.3 0.8 150 Units V V A A
TABLE 3C. LVPECL DC CHARACTERISTICS, VCC = 3.3V5%, TA = -40C TO 85C
Symbol VOH VOL VSWING Parameter Output High Voltage; NOTE 1 Output Low Voltage; NOTE 1 Peak-to-Peak Output Voltage Swing Test Conditions Minimum VCC - 1.4 VCC - 2.0 0.6 Typical Maximum VCC - 0.9 VCC - 1.7 1.0 Units V V V
NOTE 1: Outputs terminated with 50 to VCC - 2V.
TABLE 4. CRYSTAL CHARACTERISTICS
Parameter Mode of Oscillation Frequency Equivalent Series Resistance (ESR) Shunt Capacitance Drive Level
843001BKI
Test Conditions
Minimum 23.4375
Typical Fundamental
Maximum 26.5625 50 7 1
Units MHz pF mW
www.icst.com/products/hiperclocks.html
3
REV. A OCTOBER 6, 2005
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS843001BI
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
TABLE 5. AC CHARACTERISTICS, VCC = 3.3V5%, TA = -40C TO 85C
Symbol fOUT Parameter Output Frequency RMS Phase Jitter, (Random); NOTE 1 Output Rise/Fall Time Output Duty Cycle Test Conditions FREQ_SEL = 1 FREQ_SEL = 0 212.5MHz, (637kHz to 10MHz) t jit(O) tR / tF odc 187.5MHz, (1.875MHz to 20MHz) 106.25MHz, (637kHz to 10MHz) 20% to 80% FSEL = 0 FSEL = 1 Minimum 186.67 93.33 0.60 TBD 0.60 40 0 50 50 Typical Maximum 226.66 113.33 Units MHz MHz ps ps ps ps % %
NOTE 1: Please refer to Phase Noise Plot.
843001BKI
www.icst.com/products/hiperclocks.html
4
REV. A OCTOBER 6, 2005
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS843001BI
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
PARAMETER MEASUREMENT INFORMATION
2V
Phase Noise Plot
Qx
Noise Power
V CC
SCOPE
LVPECL
nQx
Phase Noise Mask
VEE
f1 Offset Frequency f2
-1.3V 0.165V
RMS Jitter = Area Under the Masked Phase Noise Plot
3.3V OUTPUT LOAD AC TEST CIRCUIT
RMS PHASE JITTER
nQ Q
Pulse Width t
PERIOD
80% Clock Outputs
80% VSW I N G
20% tR tF
20%
odc =
t PW t PERIOD
OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD
OUTPUT RISE/FALL TIME
843001BKI
www.icst.com/products/hiperclocks.html
5
REV. A OCTOBER 6, 2005
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS843001BI
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR APPLICATION INFORMATION
POWER SUPPLY FILTERING TECHNIQUES
As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS843001BI provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. VCC and VCCA should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 10 resistor along with a 10F and a .01F bypass capacitor should be connected to each VCCA pin.
3.3V VCC .01F 10
V CCA .01F 10F
FIGURE 1. POWER SUPPLY FILTERING
CRYSTAL INPUT INTERFACE
The ICS843001BI has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in Figure 2 below were determined using a 26.5625MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.
XTAL_OUT C1 33p X1 18pF Parallel Crystal XTAL_IN C2 27p
Figure 2. CRYSTAL INPUt INTERFACE
843001BKI
www.icst.com/products/hiperclocks.html
6
REV. A OCTOBER 6, 2005
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS843001BI
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
an 18pF parallel resonant crystal is used. The C1 = 27pF and C2 = 33pF are recommended for frequency accuracy. The C1 and C2 values may be slightly adjusted for optimizing frequency accuracy.
LAYOUT GUIDELINE
Figure 3A shows a schematic example of the ICS843001BI. An example of LVEPCL termination is shown in this schematic. Additional LVPECL termination approaches are shown in the LVPECL Termination Application Note. In this example,
VCC R2 10
VCCA VCC C3 10uF C4 0.01u U1 Q 1 2 3 4 VCCA VEE XTAL_OUT XTAL_IN VCC Q0 nQ0 FREQ_SEL 8 7 6 5 VCC + R1 1K Zo = 50 Ohm R3 133 VCC
R5 133
Zo = 50 Ohm nQ
C2 33pF
26.5625MHz 18pF
X1 ICS843001
-
C1 27pF
C5 0.1u
R4 82.5
R6 82.5
FIGURE 3A. ICS843001BI SCHEMATIC EXAMPLE
PC BOARD LAYOUT EXAMPLE
Figure 3B shows an example of ICS843001BI P.C. board layout. The crystal X1 footprint shown in this example allows installation of either surface mount HC49S or through-hole HC49 package. The footprints of other components in this example are listed in the Table 6. There should be at least one decoupling capacitor per power pin. The decoupling capacitors should be located as close as possible to the power pins. The layout assumes that the board has clean analog power ground plane.
TABLE 6. FOOTPRINT TABLE
Reference C1, C2 C3 C4, C5 Size 0402 0805 0603
R2 0603 NOTE: Table 6, lists component sizes shown in this layout example.
FIGURE 3B. ICS843001BI PC BOARD LAYOUT EXAMPLE
843001BKI
www.icst.com/products/hiperclocks.html
7
REV. A OCTOBER 6, 2005
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS843001BI
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR POWER CONSIDERATIONS
This section provides information on power dissipation and junction temperature for the ICS843001BI. Equations and example calculations are also provided. 1. Power Dissipation. The total power dissipation for the ICS843001BI is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for VCC = 3.3V + 5% = 3.465V, which gives worst case results. NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.
* *
Power (core)MAX = VCC_MAX * IEE_MAX = 3.465V * 60mA = 207.9mW Power (outputs)MAX = 30mW/Loaded Output pair
Total Power_MAX (3.465V, with all outputs switching) = 207.9mW + 30mW = 237.9mW
2. Junction Temperature. Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockSTM devices is 125C. The equation for Tj is as follows: Tj = JA * Pd_total + TA Tj = Junction Temperature JA = Junction-to-Ambient Thermal Resistance Pd_total = Total Device Power Dissipation (example calculation is in section 1 above) TA = Ambient Temperature In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance JA must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 90.5C/W per Table 7A below. Therefore, Tj for an ambient temperature of 85C with all outputs switching is: 85C + 0.238W * 90.5C/W = 106.5C. This is below the limit of 125C. This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).
TABLE 7A. THERMAL RESISTANCE JA
FOR
8-PIN TSSOP, FORCED CONVECTION
JA by Velocity (Meters per Second)
0
Multi-Layer PCB, JEDEC Standard Test Boards 101.7C/W
1
90.5C/W
2.5
89.8C/W
TABLE 7B.
JAVS. AIR FLOW TABLE FOR 16 LEAD VFQFN
JA at 0 Air Flow (Linear Feet per Minute)
0
Multi-Layer PCB, JEDEC Standard Test Boards
843001BKI
51.5C/W
REV. A OCTOBER 6, 2005
www.icst.com/products/hiperclocks.html
8
PRELIMINARY
Integrated Circuit Systems, Inc.
3. Calculations and Equations. The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in Figure 4.
VCC
ICS843001BI
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
Q1
VOUT RL 50 VCC - 2V
FIGURE 4. LVPECL DRIVER CIRCUIT
AND
TERMINATION
To calculate worst case power dissipation into the load, use the following equations which assume a 50 load, and a termination voltage of V - 2V.
CC
*
For logic high, VOUT = V (V
CCO_MAX
OH_MAX
=V
CC_MAX
- 0.9V
-V
OH_MAX
) = 0.9V =V - 1.7V
*
For logic low, VOUT = V (V
CCO_MAX
OL_MAX
CC_MAX
-V
OL_MAX
) = 1.7V
Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low. Pd_H = [(V
OH_MAX
- (V
CC_MAX
- 2V))/R ] * (V
L
CC_MAX
-V
OH_MAX
) = [(2V - (V
CC_MAX
-V
OH_MAX
))/R ] * (V
L
CC_MAX
-V
OH_MAX
)=
[(2V - 0.9V)/50] * 0.9V = 19.8mW
Pd_L = [(V
OL_MAX
- (V
CC_MAX
- 2V))/R ] * (V
L
CC_MAX
-V
OL_MAX
) = [(2V - (V
CC_MAX
-V
OL_MAX
))/R ] * (V
L
CC_MAX
-V
OL_MAX
)=
[(2V - 1.7V)/50] * 1.7V = 10.2mW Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW
843001BKI
www.icst.com/products/hiperclocks.html
9
REV. A OCTOBER 6, 2005
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS843001BI
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR RELIABILITY INFORMATION
TABLE 8A. JAVS. AIR FLOW TABLE
FOR
8 LEAD TSSOP
JA by Velocity (Meters Per Second)
0
Multi-Layer PCB, JEDEC Standard Test Boards 101.7C/W
1
90.5C/W
2.5
89.8C/W
TABLE 8B.
JAVS. AIR FLOW TABLE FOR 16 LEAD VFQFN
JA at 0 Air Flow (Linear Feet per Minute)
0
Multi-Layer PCB, JEDEC Standard Test Boards
51.5C/W
TRANSISTOR COUNT
The transistor count for ICS843001BI is: 2069
843001BKI
www.icst.com/products/hiperclocks.html
10
REV. A OCTOBER 6, 2005
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS843001BI
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
PACKAGE OUTLINE - G SUFFIX 8 LEAD TSSOP
TABLE 9A. PACKAGE DIMENSIONS
SYMBOL N A A1 A2 b c D E E1 e L aaa 0.45 0 -4.30 0.65 BASIC 0.75 8 0.10 -0.05 0.80 0.19 0.09 2.90 6.40 BASIC 4.50 Millimeters Minimum 8 1.20 0.15 1.05 0.30 0.20 3.10 Maximum
Reference Document: JEDEC Publication 95, MO-153
843001BKI
www.icst.com/products/hiperclocks.html
11
REV. A OCTOBER 6, 2005
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS843001BI
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
16 LEAD VFQFN
PACKAGE OUTLINE - K SUFFIX
FOR
TABLE 9B. PACKAGE DIMENSIONS
JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS SYMBOL N A A1 A3 b e ND NE D D2 E E2 L 0.25 0.30 0.25 3.0 1.25 0.50 0.18 0.50 BASIC 4 4 3.0 1.25 0.80 0 0.25 Reference 0.30 MINIMUM 16 1.0 0.05 MAXIMUM
Reference Document: JEDEC Publication 95, MO-220
843001BKI
www.icst.com/products/hiperclocks.html
12
REV. A OCTOBER 6, 2005
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS843001BI
FEMTOCLOCKSTM CRYSTAL-TO3.3V LVPECL CLOCK GENERATOR
Marking TBD TBD TBD TBD TBD TBD TBD TBD Package 8 Lead TSSOP 8 Lead TSSOP 8 Lead "Lead-Free" TSSOP 8 Lead "Lead-Free" TSSOP 16 Lead VFQFN 16 Lead VFQFN 16 Lead "Lead-Free" VFQFN 16 Lead "Lead-Free" VFQFN Shipping Packaging tube 2500 tape & reel tube 2500 tape & reel tube 2500 tape & reel tube 2500 tape & reel Temperature -40C to 85C -40C to 85C -40C to 85C -40C to 85C -40C to 85C -40C to 85C -40C to 85C -40C to 85C
TABLE 10. ORDERING INFORMATION
Part/Order Number ICS843001BGI ICS843001BGIT ICS843001BGILF ICS843001BGILFT ICS843001BKI ICS843001BKIT ICS843001BKILF ICS843001BKILFT
NOTE: Par ts that are ordered with an "LF" suffix to the par t number are the Pb-Free configuration and are RoHS compliant.
The aforementioned trademarks, HiPerClockS and FemtoClocks are trademarks of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments. 843001BKI
www.icst.com/products/hiperclocks.html
13
REV. A OCTOBER 6, 2005

▲Up To Search▲

Price & Availability of ICS843001BKIT

	To Download ICS843001BKIT Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .